Hardware Implementation of a Fully Tunable Heterodyne Notch Filter in FPGA by Sasidaran, Dhinesh
HARDWARE IMPLEMENTATION OF
A FULLY TUNABLE HETERODYNE







Submitted to the Faculty of the
Graduate College of the
Oklahoma State University






A FULLY TUNABLE HETERODYNE





Wireless and satellite communication systems often use spread spectrum tech-
niques to modulate the narrowband information-bearing signal before transmission. This
technique masks the transmitted signal as noise by spreading the narrowband signal, therby
preventing the effective use ofjamming and interception techniques in interefering with the
transmission. However, during such a transmission, a narrowband interference signal from
nearby transmitters could find its way onto the channel of the desired signal. The existence
of this interference signal on the channel of the desired signal could ultimately cause detec-
tion errors and anomalies at the receiver end. These detection errors and anomalies appear
when the receiver latches onto the undesired signal instead of the desired signal.
In this thesis, a novel approach is taken to remove the unwanted interference frequency
from the channel. A tunable filter system is used to remove the undesired signal at the
receiver end of the transmission before the desired signal is extracted and used for any
given application.
The entire tunable system actually employs the use offixed filters in its lower-level
structure to remove the narrowband interference signal, but the system itself is completely
tunable. This continuously tunable property allows any frequency from 0 to DC to be atten-
uated by tuning a single parameter, which is the heterodyning frequency.
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Since the underlying basis for this tunable filter is the use of the heterodyning concept, it
can be shown also that all images created by the heterodyne (mixing) process are eventually
cancelled without the use of any additional filters.
This thesis concentrates on the digital hardware implementation of the proposed
filter structure. Since a digital version of the proposed filter has never been implemented,
this thesis will put forth the idea of achieving a working-structure with minimal hardware
of the filter to remove narrowband interferences from a channel. The platform for this
implementation of the proposed structure is Field Programmable Gate Arrays (FPGAs)
which provides a suitable hardware structure for rapid prototyping.
Although the tunable filter system presented in this thesis is implemented as a man-
ually tunable structure, an adaptive version could easily be built by employing standard
adaptive algorithms at the cost of incurring some additional hardware.
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The importance of Digital Signal Processing (DSP) has been greatly exhibited over the
years. The existence ofDSP techniques and algorithms have opened up a plethora ofinven-
tions and advancements in the field ofcommunications and in almost every aspect of engi-
neering. In telecommunications, namely broadband communications, DSP algorithms have
enhanced the performance factor, reliability and reputation of the broadband communica-
tions universe.
Broadband communications or sometimes known as wideband communications, can be
described as the transmission of narrow band-limited information over a wide range of
available frequencies in an assigned bandwidth. This form oftelecommunication has a dis-
tinct advantage of allowing several different types of information to be multiplexed and
sent to different frequencies within the wideband concurrently.
Previously, broadband communications were strictly confined in the analog domain where
analog signals were transmitted and received from one end to the other. The transmission
and reception of these signals were done using dicrete analog devices which were consid-
ered primitive. However, modern developments in technology has allowed digital informa-
tion to be transmitted within the confines of the analog environment. With the properties of
data compression and manipulation available solely in the digital domain, the capability of
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transmission has increased with the resultant increase in the number of channels available
in a given frequency band. This rise in efficiency has given digital data transmission a slight
edge over analog data transmission.
Even with these advancements, several issues still plague modern communication systems,
primarily the existence of narrowband interferences in broadband Binary Phase Shift
Keying (BPSK) and Quadri-Phase Shift Keying (QPSK) signals. These interferences will
need to be addressed and eliminated from the desired signal.
1.2 The Problem Statement
One of the most common problems in controls and communications applications is the
detection ofa sinusoid. The sinusoid signals may contain important information to be trans-
mitted or may be of harmful nature whereby it is classified as a narrowband interference
(NBI) signal. Also, these sinusoids are not constant with respect to time and therefore
detection of these signals for extraction or attenuation can be a daunting task. In cases
where the sinusoid is harmful and lying adjacent to a desired signal, we will need to atten-
uate these signals without affecting any nearby desired signals [1].
1.2.1 Narrowband Interferences (NBI)
Narrowband interferences (NBls) from external or internal noise sources are often strong
enough to 'drive' down and not to mention corrupt the critical information carried by
nearby adjacent signals. These interference signals, aptly called "adjacent channel" intef-
erences, should be removed or greatly attenuated in order to preserve an intelligible amount
of information that is being transmitted from one end to the other [3]. Examples of well
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known external noise sources or Intersystem Interferences (lSI) are radio-frequency trans-
mitters or certain weather conditions such as lightning; both of which produce radio-fre-
quency interference (RFI) while resonance in a sensor system used in a control systems is
a good example of an internal noise source [I ][3]. These high power signals adjacent to the
wanted signals can cause from slight to total masking of the desired signal [3]. With these
effects on signals around it and on the receiver, narrowband interferences has been causing
some major problems, especially in the mobile communications universe. These signals
can appear anywhere in the entire bandwidth of the channel and can appear from one, upto
any number of sources. It would seem impractical and not to mention impossible to guess
where these interference frequencies would appear and to build a fixed filter based on that
assumption. The only perceived logical method of removing these intruding signals is to
have a flexible filter structure that can be tuned to locate the interferences in the channel
and eliminate them where they appear.
The standard method of designing tunable filters would be to pre-calculate the filter coef-
ficients that would translate a given filter in frequency to the desired location. However, the
hardware implementation for this method seems like overkill when it comes to designing a
tunable filter. This is because in order to tune the filter over a range offrequencies, the coef-
ficients that make-up the filter will need to be changed for each distinct frequency to be
tuned to [2]. Imagine the hardware required to store all these coefficients that would enable
the filter to be tuned continuously over the entire band while maintaining the specified fre-
quency response. For example, assuming our filter is ofNth order with coefficients that are
of 8-bit precision. In order to tune to M distinct frequencies from DC upto the Nyquist fre-
quency, M would therefore represent the number of ROM tables that is required to store the
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N+ 1 filter coefficients. Tuning this filter to M distinct frequencies would therefore be lim-
ited by the order of the filter, N, since an increase in order brings about an increase in the
number coefficients which directly translates to an increase of the size of ROM tables
required to store the filter coefficients, making the standard approach highly inefficient for
higher-order filters. It is obvious that a more suitable method is required.
1.3 Scope of Thesis
This thesis introduces a new filter scheme which allows a fixed-filter to be tuned contiously
from DC to the Nyquist frequency using a single tuning parameter. For the purpose of this
thesis, a high-pass filter is chosen to provide an important part of this single parameter tun-
able filter used for narrowband interference suppression.
This newly proposed tunable notch filter is the first known implementation of the hetero-
dyne concept and the frequency translation process for active filters suggested by Soder-
strand and Nelson [1][8]. This Fully Tunable Heterodyne Notch (FTHN) filter can be
adjusted or 'tuned' to the appropriate frequency in order to attenuate any NBls resulting
from a single interference source and can also be proven to cancel out all images unavoid-
ably created during the heterodyne process.
Although the proposed digital notch filter has been mathematically proven to perform as
intended [1], the purpose of this thesis is to verify the hardware implementation of the
FTHN filter using VHDL as the hardware description language along with the Xilinx
XCV800 Series FPGA. As such, this thesis also plays the role of a feasibility study, since
a digital version of this filter has yet to be implemented due to the complexity occurring
from a finite spectrum and not to mention the high sampling rate required for an efficient
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system. The choice was made for an FPGA implementation owing to the fact that it pro-
vides the flexibility as a test environment and also as a rapid prototyping solution. The suc-
cessful implementation could eventually lead to the design being hardwired into an ASIC
or VLSI process in the near future. Hardware description language was used to create a
technology independent design which could be used when targeting different FPGA fami-
lies or when converting to an ASIC process.
1.4 Thesis Outline
In Chapter 2 of this thesis, a background review is presented to explore the classic tech-
niques for interference suppression in spread spectrum communications. The two most
popular methods of interference suppression is discussed in somewhat shallow detail here.
In Chapter 3, modulation techniques are discussed and the heterodyne concept is explored
in some detail to present the basis ofthe tunable structure proposed in this thesis. This chap-
ter goes through the foundation behind the heterodyne process employed throughout the
entire filter structure.
In Chapter 4, a previous tunable heterodyne filter strucuture is discussed here. The previous
version, a tunable bandpass filter, is made up of the basic building block of the FTHN filter
presented in this thesis. Advantages and disadvantages of using the previous structure is
discussed here leading to the proposal of a new and improved system.
In Chapter 5, the FTHNF system is introduced. Three main components that make up the
entire filter are discussed. The chapter explains the workings of the three separate compo-
nents that make-up the tunable filter system.
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In Chapter 6, Matlab simulation data are provided as peliminary results for the proposed
filter. The FTHN filter is divided into 7 stages and MatLab diagrams are provided at each
stage of the structure to simulate the functionality of the circuit and to prove the theoretical
equations [1] that brought forth the idea for the filter system.
In Chapter 7, the structure of the FPGA intended for this design is dissected and inspected
to provide a clear understanding of the platform of implementation chosen for this thesis.
In Chapter 8, Actual hardware implementation data is presented here from experimental
results. These are results provided from the 7 stages that the system was divided into.
Results here are to confirm the intial simulations obtained from MatLab provided in Chap-
ter 6.
In Chapter 9, the final analysis of the proposed system is presented.
In Chapter 10, ideas for future work are presented.
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2Background
Previous modulation techniques concentrated the power of an information-bearing signal
in a narrowband as compared to the bandwidth ofthe signal before being transmitted. It was
discovered later that this techpique made it easy for the signal to be suppressed or corrupted
by an adjacent NBI signal. A solution to the problem came in the form of spread spectrum
modulation and has been employed ever since [21].
2.1 Spread Spectrum
Spread spectrum is a form of wireless communication modulation technique in which the
frequency of the transmitted signal is deliberately varied, resulting in the bandwidth of the
modulated signal being spread beyond the bandwidth of the modulating signal [6]. This
enables the transmitted signal to occupy more than one possible spectrarIocation and there-
fore make signal-interception or frequency-jamming techniques extremely difficult or
highly impractical. The primary use of Spread Spectrum Communications (SSC) is that of
interference suppression and is the lifeline of the mobile communications industry [6].
2.1.1 Interference suppression in spread spectrum communications
Generally, a conventional wireless signal has a frequency that is constant with a particular
bandwidth associated with it. This property allows the signal to be easily located by the
receiver to retrieve the information contained in it. Unfortunately, a signal that is constant
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in frequency can be greatly disturbed when another signal is transmitted on to or close to
it. To recover the desired signal and its information, frequency modulation techniques will
have to be employed, such as the spread spectrum frequency modulation method. There are
several types of spread spectrum modulation techniques that can be used to remove
unwanted interference signals, but the two most popular techniques in practice are Direct
Sequence (DS) and Frequency Hopping (FH) [6].
2.1.1.1 Direct Sequence
Direct Sequence Spread Spectrum (DSSS) which is also known as Direct Sequence Code
Division Multiple Access (DS-CDMA) is a common modulation technique in a coherent
communications system, the information that is to be transmitted is multiplied by a Pseudo-
Noise (PN) Sequence, which is essentially a pseudo number generator taking on a random
binary sequence (spreading code) [6]. Figure 2-1 shows the spreading/despreasing proce-
dure used in this method [15]. This multiplication effectively spreads the wanted signal
across its assigned bandwidth or channel, masking the signal as noise. However, a narrow-
band interference signal could still find its way onto this frequency spectrum of the spread
signal. Hence, to eliminate the interference signal, the receiver 'despreads' the wanted
signal and acquires it using the replica of the spreading code while this function also effec-
tively spreads out the interference signal, as shown in Figure 2-2 [15]. This system however
can result in long acquisition time due to long PN codes used and it also suffers from the
well-known 'near-to-far' problem where transmitters which are closer to the receiving sta-
tion can overpower distant transmitters and in effect, destroy their signals [7]. Although this
method is somewhat effective, an NBI signal could still have a relatively high-power asso-
ciated with it when it is spread-out at the receiver.
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At the front end of the receiver, such high-powered signals could drive the operational
amplifier into its saturation (nonlinear) region, preventing the desired signal to be effec-
tively extracted.
--, --r1 Channel~ tV\Vf\~\I
Noisy
Data IDS 1MlJlr Data
PN
Sequence








Figure 2-2. Spectral effects of spreadingldespreading.
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2.1.1.2 Frequency Hopping
In Frequency Hop Spread Spectrum (FHSS), the frequency of the transmitted signal is ran-
domly 'hopped' around onto a given set offrequencies in an assigned bandwidth or channel
to avoid frequency jamming or interception [6]. The frequency hopping is generated by a
Hopping Code Generator (HCG) which essentially shifts the signal onto a different fre-
quency randomly. At the receiver end, the hopping code that was used to create the fre-
quency shifts is replicated and synchronized with the hopping pattern to retrieve the
original transmitted signal. This system requires a complex frequency synthesizer to gen-
erate the frequency hops from m binary digits which are then mapped to one of N=2m fre-
quencies in the channel [7].
2.1.1.3 Signal recovery
Any spread spectrum receiver can only suppress a given amount of interference and the
system will not function as desired if the power associated with the interference signal
becomes too great. With the above mentioned techniques, the wanted signal at the receiver
is separated from the unwanted signal with the use of digital signal processing techniques
and algorithms, before further processing is done on the wanted signal. The proposed
FTHN filter can be shown to provide the neccessary means to suppress any NBI signal
appearing at the receiver end before passing the wanted signal to the rest of the receiver,




Information-bearing signals have to be modulated before being transmitted through free
space or through a communications channel. The modulation process allows the informa-
tion to be transmitted over long distances and typically translates the information-bearing
signal to a new spectral location. It is a neccesary process in communications theory when
transmitting a message signal through free-space in order to have effective transmission
using a reasonable-sized antenna. In a communications channel, the modulation process
allows different signals to be transmitted to different spectral locations when more than one
signal can occupy the channel [6]. There are several types of modulation techniques that
can be employed based upon the type of application and the factors that can influence the
transmission. For the purposes of this thesis, we will look at the method known as 'Fre-
quency Translation'.
3.1 Frequency translation
Any signal can be translated or moved to a new spectral location. This translation process
employs the most widely used modulation technique known as 'heterodyning'.
3.1.1 The heterodyne concept
Heterodyning or 'mixing' is the process oftranslating a signal to a new spectral location by
mixing two frequencies together to produce a different frequency output. In the continuous-
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time domain, this mixing process can be described as a multiplication of two signals with
different frequencies to produce a third signal.
x(t)
Figure 3-1. Mixer block diagram.
Figure 3-1 shows the block diagram ofthe heterodyne concept in continuous time. Looking
at the frequency domain, the results ofthis multiplication translates into a shift in frequency
of the original signal. Taking the Fourier Transform of the output of the multiplication pro-
cess produces the following result:
(3.1 )
As can be observed from the above equation, the multiplication in the time domain process
translated the incoming signal to two different spectral locations containing the sum and
difference frequency components of the two input signals. Notice also that the heterodyne
process effectively doubles the bandwidth of the signal with the creation of the two fre-
quency components, each with the original bandwidth. In the analog domain, bearing in
mind that the spectra is infinite, this effect is acceptable since one of the images can be
safely removed. The basis for the proposed implementation in this thesis has been derived
from this frequency translation concept which is widely applied in radio communications.
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One of the most popular application for this concept appears in the use of superheterodyne
receivers.
3.1.2 Superheterodyne receiver
In the superheterodyne receiver, the incoming signal with frequency ifc) is 'mixed' with a
signal containing the heterodyne frequency ifLO =Ie -lif)' This process serves to translate
the input signal which is centered on the carrier frequency,fc to the intermediate frequency,
/;f where the signal is extracted using an appropriate filter before being processed for a
given application. Employing the frequency translation theorem mentioned previously in
section 3.1.1, the local oscillator (LO) is tuned to the frequency at which the input fre-
quency ifc) is translated into the passband ofthe intermediate frequency filter located at/if
Essentially, we are simply reducing the frequency of the incoming signal which is either
Amplitude Modulated (AM) or Frequency Modulated (FM) by virtue of mixing the signal




IF Filter Demodulator ----7- Output
Local Oscillator
~ - - --
Figure 3-2. Superheterodyne receiver block diagram.
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4 Previous Work
A previous implementation of a tunable heterodyne filter was explored and implemented
on a Virtex XCV800 FPGA in a Thesis work by Azam [2]. The Tunable Heterodyne Band-
Pass Filter implementation by Azam makes use of a very narrow bandpass filter to isolate
the NBI signal. The range of tunability in this filter is from 0 to 7t/4 and 7tl4 to 7tl2.
4.1 Tunable Bandpass Filter
Various tunable heterodyne bandpass filters implementation using the basic building block
in Figure 4-1, was discussed by Azam in his thesis work [2]. These tunable bandpass struc-

















The operation behind the tunable bandpass structure shown in Figure 4-1 can be explained
using Figure 4-2. We assume that the input signal, x(n) contains an undesired sinusoid at
3kHz and desired sinusoid at 5kHz and the fixed filter has a narrow passband centered at
10kHz. The heterodyning frequency, fh (%/21t) required in this case would be 7kHz
(lOkHz-3kHz), which would translate the undesired signal into the filter's passband region.















Figure 4-2. Tunable Bandpass Filter operation.
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W· h h F' c. . . j21tf t -j21tfhtIt t e ouner translonn propertIes of cosme (!e h +!e ) and sine
. f 2 2
j21tf t -J21t ht . . . ..
( -!je h +!je ), FIgure 4-2 follows the sIgnal through the block diagram of
2 2
Figure 4-1 showing the power spectrum plots of the in-phase and quadrature components
of the input signal traversing the structure. In-phase components are plotted against the real
spectrum axis, while the quadrature components are plotted against the imaginary spectrum
aXIs.
In (a) ofFigure 4-2, the power spectrum of the input signal, x(n) containing frequency com-
ponents centered at 3kHz and 5kHz is shown. In (b), we plot VI fonned when we hetero-
dyne the input signal x(n) with a cosine wave of frequency fh Hz. The positive phasor
j21tfh tportion of the cosine signal ( !e ) will translate the spectral components of the input
2
signal to their new locations shown at 10kHz and 12kHz. In (c), we plot VI fonned when
we heterodyne the input signal with a sine wave of frequency fh Hz, the frequency compo-
nents ofthe input signal are translated to 10kHz and 12kHz, except that the translated spec-
tra lies below the frequency axis due to the negative sign of the positive frequency
j21tfh t
(-!j e ). In (d) and (e), we see that the spectrum ofV 2 and V2 after the filter Hf, hence2
the spectral component at 10kHz remains after being filtered with the bandpass filter H(f).
Notice that the resulting spectra are out ofphase with each other. In (f), the heterodyne pro-
cess on V 2 translates the filtered signal V 3 on the in-phase branch to its new spectralloca-
tions at 3kHz and 17kHz due to the positive and negative phasor portions of the cosine
j21tf t -j21tfh t ., . .signal (!e h +!e ). In (g), the sIgnal V2 IS translated to V3, WIth Its new spectral
2 2
locations at 3kHz and 17kHz. With the second multiplication in the time domain, the spec-
trum is now plotted on the real axis. The negative amplitude portion of the spectrum at
10kHz will be translated upwards to 17kHz and downwards to 3kHz on the real axis. Due
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to the positive sign of the negative frequency, and the fact that the spectrum in (e) already
contains the imaginary component,}, the translated signal at 3kHz lies above the frequency
axis, while the translated signal at 17kHz lies below the frequency axis. Finally in (h), U3
and V3 which are both plotted on the real axis are added forming the output yen). Since the
frequency components at 3kHz are in-phase and the frequency components at 17kHz are
out ofphase, the summation of these two brances yields only the in-phase spectra at 3kHz.
Therefore, the NBI signal was effectively isolated from the desired signal [2].
The circuit of Figure 4-1 allows a single parameter to be tuned to translate the incoming
interference signal into the center of the bandpass filter via the heterodyne process. The
bandpass filter isolates the unwanted signal before it is translated back to its baseband by
vitrue ofanother heterodyne process. As one might have already guessed, this system how-
ever is not complete, it does not produce the desired signal at the output but serves to 'cap-
ture' the intereference signal instead. The structure can further be used to actually remove
the interference frequency and produce the desired signal at the output at the cost of incur-
ring some additional hardware. However, the effectiveness of the digital heterodyne pro-
cess is clearly visible.
The final transfer function implies that the filters were translated up and translated down
and then added together to produce the end result. Since the filters used were fixed filters,
clearly the up-translation and down-translation discussion here is merely a virtual phenom-
ena. Realistically speaking, the translation process only applies to the incoming signal and
not the filters themselves.
The tunable bandpass filter of Figure 4-1 can be constructed using high-pass filters, low-
pass filters and band-pass filters. The difference between these three filters comes in the
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range of tunability across the frequency spectrum. High-pass and low-pass filters used in
the design allows the filter to be completely tuned from DC to Nyquist. The bandpass fil-
ter's tuning capability however is divided into two regions: from DC to n/4 and from rrJ4
to Nyquist. The summation of the up-translated and down-translated poles and zeros of the
prototype bandpass filter virtually creates 2 bandpass filters in the regions mentioned
above. A similar situation presents itself when using a notch filter as the prototype filter in
the structure.
4.2 Final Analysis
The previous filter structure has several advantages and disadvantages when implemented
as a tunable structure for narrowband interference rejection.
4.2.1 Advantages
From the proposed structure in Figure 4-1 it can be seen that several types of filters can be
used in the design to implement the NBI extraction from the transmitted signal. Lowpass,
high-pass and bandpass filters can be interchanged depending on the type of application.
4.2.2 Disadvantages
Low-order filters proved to be unsuitable for the application as it failed to completely iso-
late the interference signal from the desired signal. The solution to the problem of isolating
the interference frequency came in the form of implementing higher-order filters to replace
the ineffective lower-order filters [2]. It is well documented that higher-order filters require
extensively more hardware and are more difficult to implement. This is because the number
ofcoefficients that make-up the filter increases linearly with the increase in order of the fil-
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ter. Since each of the coefficients are implemented as multipliers, considerable hardware
will need to be expended in order to achieve an acceptable frequency response at the output
of the system.
Having a bandpass filter with a center frequency other than 0 (low-pass) or fs/2 (high-pass)
can prove to be problematic when dealing with zeros in some cases where the bandpass is
not one that is extremely narrow. Assuming that H(z) has both poles and zeros, H(Z) = B(z)/
A(z), then the problem can be explained using the following equations [1]:
(4.2)
As observed, in equation 4.2, the poles of the filter gets multiplied with each other in the
denominator and translates linearly with respect to the heterodyning frequency, fh, as
expected. However, we have lost control over the zeros of the final transfer function as they
are mixed with the poles and zeros in the numerator. With this difficulty ofpredicting and
controlling where the zeros ofthe transfer function will end-up, the design of the filter will
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need to take on a different approach. The transfer function of the separate filter will need
to be somewhat pre-distorted to end up with the desired overall response when the addition
of the separate tranfer functions take place [1 ][2].
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5FTHN Filter System
The FTHN filter system is composed of three (3) main components:
1. Splitter
2. Fixed-coefficient prototype filter
3. Combiner
5.1 Splitter
The Splitter component is the first heterodyne unit in the system. The structure is divided
into 2 branches, called the "in-phase" and "quadrature" branches respectively. The incom-
ing signal is split into these branches and multiplied with a cosine wave on the in-phase
branch and a sine wave on the quadrature branch; both of which are carrier waves at the
heterodyning frequency. Using the trigonometric identities given by equations 5.1 and 5.2
below and the frequency translation theorem given by equation 5.3, it can be shown that
this multiplication process in the time domain effectively translates the incoming signal to
new spectral locations.
. 1 (+j(Olon) -j(Olon))






Figure 5-1 shows the Splitter implementation. The frequency domain function of the Split-
ter can be explained .using equations 5.4 and 5.5.
x(n)-~
Figure 5-1. Splitter circuit




As observed in equations 5.4 and 5.5, the input signal is translated to a pair of new spectral
locations after being passed through the splitter. The locations of these spectra are deter-
mined by the heterodyning frequency, fo '
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5.2 Fixed-coefficient prototype filter
For the initial implementation, a first-order fixed-coefficient IIR filter will be used to study
the feasibility of using a low-order filter to provide the necessary filtering needed for the
system to function as required. The choice for an IIR filter instead of the more stable FIR
was made to take advantage ofthe sharp transition band property associated with IIR filters.
We can effectively design a low order IIR filter with sharp transition band rolloffs as com-
pared to an FIR filter with the same characteristics which would greatly increase the order
and the hardware required. This sharp transition band property of an IIR filter enables the
system to effectively isolate and simultaneously remove the interfering signal while trying
not to compromise any part of the wanted signal components. Logically, a notch filter
seems to be the appropriate choice for this implementation.
5.2.1 Why implement a notch filter?
NBI signals are signals which often times have most, if not all their power concentrated in
a very narrow band. These signals occupy a very small portion in the frequency domain but
have strong enough power contained within itself to corrupt nearby signals. The removal
of these signals therefore becomes tricky situation when they appear on or nearby the
desired signal. This is because it leaves us with the difficulty of designing a filter that is
broad enough to isolate the entire interefering signal yet narrow enough as to not remove
any other wanted components around or under it.
The notch filter implementation with a very narrow stopband was chosen to provide the
most suitable method of removing these NBI signals without removing the original infor-
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mation that was being transmitted. However, to obtain a notch filter, a high-pass filter was
used in the structure. The question then arises as to why implement a high-pass filter in the
structure instead ofjust a plain notch filter? It can be shown that by using a fixed high-pass
filter in the structure, we can successfully create via frequency translation, a notch filter that
does exactly what we intended to do, that is to remove the unwanted signal.
5.2.2 Filter selection
The high-pass filter was selected as the fixed-coefficient protoype filter for the structure
since its virtual translation in the frequency domain will produce a notch filter centered at
the desired frequency. An example of this translation effect is illustrated in Figure 5-2. This
effect can also be described by equations 5.6 and 5.7 as the translation on the z-plane of the
transfer function H(z).
As mentioned before, the filters used in this structure are fixed-filters and not adaptive ones.
The intended purpose ofusing fixed-filters is to show that instead ofmoving the entire filter
system to the signal as one would expect, here, the signal is moved/translated to the fixed-
filters to perform the filtering processes. However, looking at the final transfer function of
the system, one could argue that the filter itself is being translated, which is not true.














Figure 5-2. Virtual translation in frequency of a high-pass filter.
(
j (00 + 00 ))
H(z, (00) = H ze 0 (5.6)
Equation 5.6 shows an 'up' translation, while Equation 5.7 shows the 'down' translation of
the transfer function. This 'up' or 'down' translation depends on whether we are moving
anti-clockwise or clockwise on the unit circle. The explanation for this phenomena comes
from the fact that when sampling a real signal, the frequency response of the filter repeats
every sampling frequency (periodic). Therefore, a low-pass or high-pass filter can be con-
verted into a notch filter simply by translating the filter transfer function as shown in equa-
tion 5.6 and 5.7 on the unit-circle.
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(5.7)
Equation 5.8 below shows the first-order filter equation designed for this implementation.
The design was based on the fact that the 3db bandwidth of the stop-band was to be as
narrow as possible. We will assume for the purposed of this thesis that a 500Hz stopband
region for the high-pass filter will be sufficient to remove a given narrowband signal, since
the stopband doubles to 1000Hz when frequency translation occurs. The following equa-
tion produces a first-order high-pass filter with a flat passband and a 3db stopband width of
500Hz.
k(Z-l + 1)









Figure 5-3. Direct Form II implementation of a first-order high-pass filter
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5.3 Combiner
The Combiner is the final component in the FTHN filter structure. The combiner multiplies
the incoming signal by a cosine (in-phase branch) and sine (quadrature branch) and the
resultant outputs of the multiplication process are then added together.
Signals passing through the system will create images when multiplied with a sine or cosine
signal. Each multiplications with a cosine translates the signal to two different frequencies
but the signal components still hold on to their original phase relationship. Each multipli-
cation of the incoming signal with a sine wave translates the signal to two different frequen-
cies but inverts the phase of one of the signal component,>. This phenomena is taken
advantage of in this structure and is critical in removal of images created via the heterodyn-
ing process throughout the filter. Figure 5-4 shows the structure ofthe combiner circuit.
I--t--t---~ yen)
Figure 5-4. Combiner circuit.
The combiner acts the same way a splitter circuit functions via frequency translation. How-
ever, the combiner circuit serves to bring its input signal back to baseband after multiplica-
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tion with cosine and sine. The output of the combiner is simply the addition of its in-phase
and quadrature branches as shown in equation 5.9.
(5.9)
5.4 The Complete FTHN Filter System








sm roon b2 sinroon f4
sin roon
cos roon
Figure 5-5. Fully Tunable Heterodyne Notch Filter
There is a noticable double-edge effect of using this structure as shown in equation 5.10
and proven in Appendix A which shows that although the signal is being moved/translated
to the filter, the final equation gives the impression that the 'fixed' filter itself is actually
being translated in frequency. This is the main advantage of using this structure.
(5.10)
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As the final transfer function of the system, equation 5.10 also shows that although the
system is made up of nonlinear components (variable multipliers) , the output of the filter
is completely linear to the single tuning parameter, fo.
5.4.1 Theory of Operation
The operation behind the fully tunable hetrodyne notch filter structure shown in Figure 5-
5 can be explained using Figures 5-6, 5-7 and 5-8. We assume that the input signal, x(n)
contains an undesired sinusoid at 3kHz and desired sinusoid at 5kHz and the fixed high-
pass filter has a narrow stopband of 500Hz. The heterodyning frequency, fh (ffitl/21t)
required in this case would be 3kHz, which would translate the undesired signal into the
filter's stopband region. Frequency components on the negative axis and amplitude






































Figure 5-7. Fully Tunable Heterodyne Notch Filter operation (part II).
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1 j 27tfh t 1 -j 21tfht( -2: j e + 2: j e ), Figure 5-6, 5-7 and 5-8 follows the signal through the block dia-
gram of Figure 5-5 showing the power spectrum plots of the in-phase and quadrature com-
ponents of the input signal traversing the structure. The in-phase components are plotted
against the real spectrum axis while quadrature components are plotted against the imagi-
nary spectrum axis.
In (a) of Figure 5-6, the power spectrum of the input signal, x(n), containing frequency
components at 3kHz and 5kHz is shown. In (b), we plot al formed when we heterodyne the
input signal x(n) with a cosine wave offrequency fh Hz. The positive phasor portion of the
cosine signal ( !ej21tfht) will translate the spectral components of the input signal to their
2
new locations shown at 6kHz and 8kHz while the negative phasor portion of the cosine
-j21tf t
signal (!e h) will translate the spectral components of the input signal to their new
2
locations shown as 0 kHz (DC) and 2kHz. In (c) we plot a2 formed when we heterodyne
the input signal with a sine wave of frequency fh Hz. The frequency components of the
input signal are translated to 6kHz and 8kHz, except that the translated spectra lies below




(-~e ). The positive sign of the negative phasor portion ofthe sine wave ( ~je )
however translates the input signal components to OkHz (DC) and 2kHz and causes these
signal components to lie above the frequency axis when the heterodyne operation is per-
formed.
In (d), we plot b l formed when the signal components in (b) are passed through the fixed
high-pass filter with a 3dB stopband width of 500 Hz. The signal component at DC has
been removed by the stopband of the filter while the other components remain since they
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are clearly within the passband region. In (e), we plot bz formed when the signal compo-
nents in (c) are passed through the fixed high-pass filter with a 3db stopband width of
500Hz. Again, the signal component at DC has been removed while the other components
of the signal remain intact.
In (t), we plot cl formed when we heterodyne the signal components in (d) with a cosine
wave of frequency fh Hz. Again, the positive phasor portion of the cosine signal
j21tfht(!e ) translates the signal components in (d) to 5kHz, 9kHz and 11kHz, while the
2
-jZ1tfhtnegative phasor portion of the cosine signal ( !e ) translates the signal components
2
in (d) to 3kHz and 5kHz. In (g), we plot Cz formed when we heterodyne the signal compo-
nents in (e) with a since wave of frequency fh Hz. With the second sine multiplication in
the time domain, the resulting spectrum is now plotted on the real axis. Signal components
in (e) are translated to 5kHz, 9kHz and 11kHz and lie below the frequency axis due multi-
jZ1tf t
plication with the positive phasor portion ofthe sine signal (-!je h). Signal components
2
in (e) are also translated to 3kHz and 5kHz due to multiplication with the negative phasor
-j21tfh tportion of the sine signal (!je ). As observable in (g), the signal component at 5kHz
2
subsequently will be cancelled after translation due to heterodyning.
In (h), we plot e2 formed when signal components from (t) and (g) are added together. This
addition process results in the elimination of signal components at 9kHz and II kHz, leav-
ing behind signal components at 3kHz and 5kHz. In (i), we plot d1 formed when we hetro-
dyne signal components in (d) with a sine wave offrequency, fh Hz. Signal components in
(d) are translated to 5kHz, 9kHz and 11kHz due to the multiplication with the positive
j21tfh tphasor portion of the sine wave ( -!je ), while signal components at 3kHz and 5kHz
2
are the results of the multiplication in the time domain with the negative phasor portion of
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-j21tfh tthe sine wave (!j e ). As observable in (i), the signal component at 5kHz subsequently
2
will be cancelled after translation due to heterodyning.
In U), we plot d2 formed when we heterodyne signal components in (e) with a cosine wave
j 21tfhtof frequency fh Hz. The postive phasor portion of the cosine wave (!e ) will translate
2
the signal components at 2kHz to 5kHz, 6kHz to 9kHz and 8kHz to 11kHz respectively.
-j21tfh tThe negative phasor portion ofthe cosine wave ( !e ) will translate the signal com-
2
ponents at 6kHz to 3kHz and 8kHz to 5kHz respectively. In (k), we plot the summation of
(i) and U) which leaves us with frequencies at 3kHz and 5kHz.
In (1), we plot f} formed when we heterodyne signal components in (k) with a sine wave of
frequency fh Hz and in (m), we plot f2 formed when we heterodyne signal components in
(h) with a cosine wave offrequency fh Hz. In (n), we plot the addition ofsignal spectra from
(1) and (m). In (0), we plot f3 formed when we heterodyne signal components in (k) with a
cosine of frequency fh Hz and in (P) we plot f4 formed when we heterodyne signal compo-
nents in (h) with a sine of frequency fh Hz. In (q), we plot the subtraction of the spectra in
(0) from the spectra in (P) resulting in frequencies at DC, 2kHz and 8kHz.
In (r), we plot the resulting spectra when signal components in (n) are passed through the
fixed high-pass filter with a -3dB stopband of 500Hz and in (s), we plot the resulting spectra
when signal components in (q) are passed through the fixed high-pass filter.
In (t), we plot i} formed when we heterodyne signal components in (r) with a cosine offre-
quency fh Hz and in (u), we plot i2 formed when we heterodyne signal components in (s)
with a sine of frequency fh Hz. Finally, in (v), we plot the resulting spectra when signal
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components in (t) are added to signal components in (u). As observed, the intereference fre-
quency designated at 3kHz have been eliminated from the system along with any images
created through the heterodyne process.
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6MatLab Simulations
In this chapter, we will go through the simulation of the proposed system using MatLab to
verify that the FTHN filter functions as predicted at each stage of the system.
A combination of two input signals of frequency 3kHz and 5kHz, sampled at 48kHz are
used to immitate an NBI signal and a desired signal respectively. The goal here is to remove
that interference signal at 3kHz without affecting the desired signal component at 5kHz.
For purposes of clarity, we will break up the FTHN Filter structure into stages and use the
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Figure 6-1. Stages of the FTHN Filter stJucture
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Figure 6-2 shows the block diagram of Splitter Stage 1. Figure 6-3 shows the time domain
plot of the input signal added with a random noise component and its corresponding 512-
point normalized power spectrum plot.
I I :
cosoutl
Input signal__------::>~ Splitter ~_~
. ..~ sinoutl
Figure 6-2. Block diagram of Splitter Stage I.
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Figure 6-3. Time and frequency domain represent<!tion of the input signal.
Figure 6-4 shows the normalized power spectrum plot ofsignals cosoutl and sinoutl which
are outputs signals from Splitter Stage 1.
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Figure 6-4. Normalized Power spectrum plot of cosoutl and sinoutl.
At this stage, the signals cosoutl and sinoutl are then passed to Filter Stage 1, which is the
1st order IIR high-pass filter discussed in Chapter 5. The high-pass filter was designed to
have a 3dB cutoff frequency of 500Hz which provides a narrow stopband region. Figure 6-
5 shows the block diagram of the high-pass filter system when input signals cosoutl and
sinoutI are passed through it. This operation produces output signals cosout2 and sinout2
respectively. Figure 6-6 shows the magnitude vs frequency plot of the 1st order IIR high-
pass filter. Figure 6-7 shows the normalized power spectrum plot of signals cosout2 and






















Figure 6-6. Magnitude response of IIR high-pass filter with 3dB cutoff frequency of 500Hz.
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Figure 6-7. Nonnalized power spectrum plot of signals cosout2 and sinout2.
After Filter Stage 1, the outputs cosout2 and sinout2 are passed through Splitter Stage 2.
Figure 6-8 shows the block diagram of the resulting outputs obtained from passing input
signals cosout2 and sinout2 into Splitter Stage 2. Figures 6-9 and 6-10 shows the normal-
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Figure 6-10. Nonnalized power spectrum plot of signals sinsin I and sincosl.
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The output signals from Splitter Stage 2 are then passed to the Intermediate Stage. Figure
6-11 shows the block diagram of the resulting outputs obtained when passing the output
signals from Splitter Stage 2 through the Intermediate Stage. Figure 6-12 shows the nor-







Figure 6-11. Block diagram of Intermediate Stage.
The output signals from the Intermediate Stage is then passed to Combiner Stage 1. Figure
6-13 shows the block diagram of the resulting outputs obtained when the output signals
from the Intermediate Stage is passed through Combiner Stage 1. Figure 6-14 shows the
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Figure 6-12. Normalized power spectrum plot of signals sum1(=sum4) and sum2 (=sum3).
sum] :1 Combiner > sumrealsum2
sum3 :1 Combiner I :> sumimajsum4







\~ ,v{w~rrJ{II~if\ 1/'{fVl1}·W1/J\ ~~E \l\~'"en(J)ll. -40-g
en
rn












§ -60 '-- --L -L- -'-- --...l. -'
z 0 0.5 1.5 2 2.5
Frequency
Figure 6-14. Normalized Power spectrum plot of signals sumreal and sumimaj.
The signals sumreal and sumimaj are then passed through Filter Stage 2. Figure 6-15 shows
the block diagram of Filter Stage 2. Figure 6-16 shows the resulting normalized power
spectrum plots of output signals in] and in2 coming from Filter Stage 2.
sumreal--.....:>~I H(z)
sumimaJ~i-----=>:;;.-1 H(z)































Figure 6-16. Nonnalized power spectrum plot of signals inl and in2.
Finally, the signals in} and in2 are passed to Combiner Stage 2. Figure 6-17 shows the
block diagram ofCombiner Stage 2 and Figure 6-18 shows the resulting normalized power
spectrum plot of the output signal.
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Figure 6-18. Normalized power spectrum plot of the output signal.
As observed in Figure 6-18, the simulated NBI signal of 3kHz appears to have been
removed from the system, leaving behind only the desired signal at 5kHz, as expected.
6.1 Filter translation
The following section details the MatLab simulation ofthe virtual translation of the fixed-
coefficient IIR high-pass filter in frequency. Figure 6-19 shows the original frequency
response of the high-pass filter with a 3dB cutoff frequency of 500Hz prior to translation
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Figure 6-19. Frequency response or 1st order high-pass rilter with 3dB cutorr at 500Hz.



































Figure 6-20. Pole-zero plot of original IIR high-pass filter prior to translation.
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Figure 6-21 shows the filter 'up-translated' in the frequency domain by the heterodyning
frequency of 3kHz. Observable is the fact that the high-pass filter turns into a notch filter
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Figure 6-22. Pole-zero plot of high-pass filter up-translated in frequency.
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Figure 6-23 shows the high-pass filter 'down-translated' in frequency by the heterodyning




































Figure 6-24. Pole-zero plot of filter down-translated by 3kHz.
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Finally, the final transfer function of the entire system essentially creates a notch filter cen-
tered about the heterodyning frequency, which is 3kHz. Figure 6-25 shows the frequency
response plot of the filter derived from the final transfer function in equation 5.10 ofChap-
ter 5.
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Figure 6-26. Final pole and zero positions of translated filter_
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The plots shown in Figures 6-25 and 6-26 proves that the FTHN filter system appears to
have been translated in frequency in order to eliminate the interference frequency at 3kHz.
It is essential to understand that the filter system did not and cannot translate in frequency.
In actuality, the undesired signal was translated into the stopband region of the filter,
thereby removing it from the transmitted signal. Any and every image created through the
heterodyning process have also been eliminated.
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7Hardware Choice
The platfonn for the hardware implementation of the FTHNF structure discussed in this
thesis was chosen to be Field Programmable Gate Arrays (FPGA's). The implementation
of the design using FPGA's was chosen since it allows for rapid prototyping and with its
relatively quick tum-around time, it proves to be an appropriate solution for the initial
scratch-work before the design is to be fabricated. Advancements in programmable logic
devices families have enabled FPGA's to be used as a viable option for implementation of
DSP algorithms and filter structures in the market today. This is primarily due to the fact
that the the device can be attainable off-the-shelf and its functionality can be changed on-
the-fly. For the purpose ofthis thesis, we will be discussing the structure ofthe Virtex 2.5V
XCV800 Programmable Gate Arrays obtained from Xilinx which is used to test the design
presented.
7.1 Field Programmable Gate Array (FPGA)
An FPGA is a prefabricated programmable logic device which allows logic implementation
by electrically programming the interconnects and personalizing the basic cells within the
confines of the user's laboratory. It provides, for many applications, an adequate number
of transistors in a single chip package for the functional blocks, switches for the routing net-
work, and the memory capacity to control both. There are 4 main categories of FPGAs in
the commercial market today: symmetrical array, row-based, hierarchical Programmable
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Logic Device (PLD) and sea-of-gates. The difference between these structures is in the
chip-level architecture, granularity of the function unit, method of programming and the
interconnection structure [9]. Currently there are four technologies in use which are: static
RAM cells, anti-fuse, EPROM transistors, and EEPROM transistors. Depending upon the
application, one FPGA technology may have features desirable for that application [8]. The
device can implement a given Circuit by electrically programming its interconnects and by
configuring the functionality of its basic cell structure [5]. The ease of reprogrammability
coupled with its hardware emulation status makes the FPGA and ideal choice for any hard-
ware implementation. In the next section, a brief overview of the architectural components
of the chosen FPGA is introduced.
7.2 Xilinx XCV800 FPGA structure
A Virtex 2.5V FPGA is basically made-up of 3 components:
1. Configurable Logic Blocks (CLB) which enables the construction of the purposed logic
functions.
2. Input/Output Blocks which contribute as the interface between the FPGA and the out-
side world.
3. Block SelectRAM which complement the LUTs in the CLB.
These components are connected to each other via the programmable interconnects con-
tained within the FPGA package [4].
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7.3 Configurable Logic Blocks (CLBs)
The basic underlying structure ofan FPGA is in its CLB's. Each CLB is made up of4 Logic
Cells (LC), each ofwhich includes a 4-input function generator/Look-up table (LUT), carry
logic and a storage element. As a note, the Virtex architecture is actually divided into
smaller parts known as 'Slices'. Each CLB contains 2 Slices. Figure 7-1 shows the Virtex
CLB [4].
7.3.1 Function GeneratorlLook-Up table (LUT)
The function generators available in the Virtex series FPGA are implemented as 4-input
LUTs. Each LUTs therefore serves the purpose of storing the truth table for the desired
implementation ofup to 4 variables or when combined, can implement the truth table of up
to 6 variables. These LUTs can also be configured to serve as synchronous 16xl-bit
Random Access Memory (RAM) or when combined, can also implement a 32x I-bit RAM
(or a 16x2-bit RAM) [4].
7.3.2 The Arithmetic Logic
Each CLB contains dedicated carry logic to provide fast arithmetic carry capabilities
needed when implementing high-speed arithmetic functions. The Virtex CLB supports 2
separate carry chains, one per Slice. The dedicated carry path can also be used to cascade
function generators for implementing wide logic functions [4].
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7.3.3 Storage Elements
Each Slice in the Virtex CLB contains 2 storage elemens which can be configured as D-
type flip-flops or as level-sensitive latches. The inputs to the D flip-flops can be driven

































Figure 7-2. Detailed view of the Virtex Slice.
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7.4 Input/Output Blocks
The Input/Output Blocks (lOBs) in the Virtex Series FPGA provide and interface between
the external package pins and the internal logic of the FPGA. Each ofthe lOB controls one
package pin and can be configured for Input, Output or Bi-directional signals. Figure 7-3








Figure 7-3. Virtex Input/Output (VO) Block
7.5 Block SelectRAM
>-",,--+-,--6-._<I'AD
Virtex FPGAs incorporate several large Block SelectRAM memories. These Block Selec-
tRAMs complement the distributed LUT SelectRAMs that provide shallow RAM struc-
tures implemented in CLBs. Each Block SelectRAM cell is a fully synchronous dual-ported
4096-bit RAM with independent control signals for each port [4].
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7.6 CLB Configuration
To configure a FPGA for a given application, the design needs to be translated into config-
uration data. The configuration data is obtained by converting the netlist produced during
the design stage into a bitstream file using a recognized development software for the given
device. The CLBs are then configured by loading the bitstream file into the internal config-
uration memory. The method of configuring the FPGA determines the type of bitstream
file. FPGAs can be configured by a PROM. The serial PROM is the most common. The
FPGA can either actively read its configuration data out of external serial or byte-parallel
PROM (master mode), or the configuration data can be written into the FPGA (slave and
peripheral mode) [8]. Since the device Virtex XCV800 device is based on the SRAM tech-
nology, the configuration bits are stored in the RAM. The outputs ofthe RAMs controls the
switches which implements the connectivity and functionality of the design in hardware.
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8Hardware Implementation
We will begin the discussion of the hardware implementation of the FTHN filter system
with the 8-bit sine and cosine generator followed by the 8-bit 2's complement registered-
multiplier. These 2 components are the foundation of the entire heterodyne filter structure
presented in this thesis.
The structures discussed in this Chapter have been implemented using two separate recon-
figurable logic tools. A third-party synthesis tool from Synplicity called Synplify Pro was
used for the front-end portion of the design phase and compared to the integrated tool pro-
vided by Xilinx, called Foundation Series. For the back-end portion of the design phase,
the integrated development tool from Xilinx was used to map, place and route and config-
ure the design onto the FPGA chip. Along the course of this chapter, a comparison of the 2
reconfigurable logic tools is provided to demonstrate the hardware reduction capable when
using Synplify Pro for the front-end phase as compared to the Xilinx integrated tool. This
is due to the fact that the synthesis tool perfonnance ofSynplify Pro greatly overweighs the
perfonnance of the integrated development tool from Xilinx [12].
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8.1 Sine/Cosine Generator
The Sine/Cosine generator functions to produce both sin(8) and cos(8) simultaneously for
multiplication with the incoming signal. Theta (8) for the sine and cosine values were pre-
calculated using the following expression [II]:
8 = 21t. n
2m
n = # of samples per period
input width (m) = log2(n)
(8.1 )
and stored in a Look-up Table (LUT). Theta (8) in equation 8.1 represents all values in radi-
ans for n number of samples needed to represent a sine or cosine wave of one period. These
values are converted into m-bit, twos complement numbers and stored in the LUTs.
For the purposes of this thesis, we've opted to have 64 samples to represent an entire sine/
cosine wave. Since the sine wave values trails the cosine wave values by 90° (a quarter
wave), we can produce both the sine and cosine values simultaneously from these 64 sam-
pIes simply with the use of multiplexers. This is because these 64 samples are actually
divided into 4 look-up tables containing 16 (24) samples, equivalent to a quarter-wave, of
the pre-calculated values of sin(8) and cos(8) within the sine/cosine generator structure. A
simple 6-bit (4-bits for addressing and 2-bits for multiplexer control) counter can be used
to address the 64 sample values and at the same time provide the control logic to produce
the sample values out of the separate sine and cosine branches. Figure 8-1 shows the block
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Figure 8-1. Sine/Cosine generator
The frequency of the sine and cosine signal produced by the sine/cosine generator is deter-
mined by its input frequency and the total number of samples per period, n, stored within
the structure. The following equation relates the heterodyning frequency, fh, to the input
frequency of the sine/cosine generator, from:
from = fh • n
where n=64 in this case
(8.2)






Figure 8-2. Synthesized sine/cosine generator circuit using Synplif)' Pro.
8.2 8-bit 2's Complement Multiplier
The next significant part of the splitter and combiner structures is the multiplier circuit. The
multiplier in the FTHN filter system functions to multiply an incoming signal with the
output from the sine/cosine generator at the heterodyning frequency, fh. This operation
immitates the analog mixer circuit commonly found in many analog communication struc-
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tures. Since the output of the sine/cosine generator and the incoming digital signal are in
2's complement format, we'll have to design a 2's complement multiplier to perform the
multiplication process, To do so, we can easily convert an 8-bit sign-magnitude multiplier
into an 8-bit 2's complement structure to serve as required, at the cost of some hardware














Figure 8-3. 8-bit 2's complement multiplier block diagram,
8-bit registers were then placed at inputs and output of the 8-bit 2's complement multiplier
in order to ensure synchronization between the values produced by the sine/cosine genera-
tor and the incoming signal. The resulting structure was implemented using Synplify Pro
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for the front-end phase of the design. Figure 8-4 shows the the 8-bit, 2's complement mul-
tiplier created using Synplify Pro.
Figure 8-4. 8-bit, 2's complement multiplier implementation using Synplify Pro.
8.3 Splitter
The Splitter circuit serves to split the incoming signal into 2 branches which is the in-phase
branch and the quadrature branch. This structure functions to multiply the output signal
from the sine/cosine generator which is at the heterodyning frequency, fh, with any incom-
ing signal to produce the sum and difference frequencies between the two signals. A previ-
ous implementation places the sine/cosine generator within the Splitter circuit which would
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imply that a sine/cosine generator is incurred for each Splitter or Combiner in the circuit
[2]. Since the heterodyning frequency produces both a sine and a cosine for any desired fre-
quency, considerable hardware can be saved by making the sine/cosine generator explicit
to the Splitter and Combiner circuits. This way, only one sine/cosine generator would be
needed for the entire FTHN filter system. Figure 8-5 shows the block diagram ofthe splitter
circuit.









Figure 8-5. Block diagram of the Splitter circuit.
Figure 8-6 shows the Splitter circuit implemented using Synplify Pro. Input ports insin and
incos shown in Figure 8-6 represents the connection to the sine and cosine output ports of
the sine/cosine generator respectively. As mentioned before, there is no need to duplicate
the sine/cosine generator for each Splitter or Combiner component in the FTHN filter
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Figure 8-6. Synthesized Splitter circuit using Synplify Pro.
8.4 Fixed-coefficient Prototype Filter








It is obvious from Equation 8.3 that the coefficients k and r will need to be implemented
using fixed multipliers. Assuming an 8-bit number implementation, the closest binary rep-
resentation of the two coefficients are as follows:
k= 0.1111100 = 0.96875
r = 0.1111000 = 0.93750
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To implement the these coefficients directly, the k coefficient would require 4 adders, while
the r coefficient would require 3 adders. However. a more hardware-efficient implementa-
tion ofthese multipliers can be obtained using the Canonic Sign Digit (CSD) representation
of the coefficients coupled with the Dempster-McLeod (OM) method for constant integer
multiplication using a minumum adders. The CSD representation of k and rare:
k = 1.0000(-1)00 = 1_(2-5) = 0.96875
-4
r = 1.000(-1)000 = 1-(2 ) = 0.93750
To further explain the implementation of these coefficients as fixed multipliers, lets assume
that our 8-bit input is given as X. Therefore, the multiplication of our input X with either k
or r can be described as:
-5 -5kX = (l - 2 )X = X - (2 )X
-4 -4
rX = (l - 2 )X = X - (2 )X
where (2-5)X is simply the binary input shifted 5 decimal places to the right and (2-4)X is
the binary input shifted 4 decimal places to the right.
Figure 8-7 shows the block diagram of the 1st-order high-pass filter implementation. Each
adder/subtracter in Figure 8-7 is made 13 bits wide in order to accomodate the shifted bits
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Figure 8-7. Block diagram of 1st-order high-pass filter
Figure 8-8 shows the 1st-order high-pass filter implementation using Synplify Pro.
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Figure 8-8. Synthesized 1st order high-pass filter using Synplify Pro,
8.5 Combiner
The Combiner structure multiplies incoming signals with the outputs of the sine/cosine
generator at the heterodyning frequency, fh and subsequently sums the results created from,
the multiplication process. Figure 8-9 shows the block diagram of the Combiner structure.
cos(27tfhnl,;) from sine/cosine genera or
8-bit 2's Complemen
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Figure 8-10 shows the Combiner structure implemented using Synplify Pro.
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The final structure of the Fully Tunable Heterodyne Notch Filter is shown in Figure 8-11.
ON<
Figure 8-11. Final synthesized structure of FTHN filter using Synplify Pro.
70
8.7 Resource Usage
The following tables lists the resource usage for each of the implementations mentioned in
this Chapter. A comparison between Xilinx and Synplify Pro is shown to further stress the
efficiency of using Synplify Pro's synthesis tool compared to the integrated development
tool offered by Xilinx. Table 8-1 compares the slice count for the sine/cosine generator and
the multipler.
Table 8-1. Resource usage comparison for sine/cosine generator and multiplier.
Component # of Slices using Xilinx's Foun- 1:1 of Slices using Synplicity's
dation Series Synplify Pro
Sine/Cosine generator 36 31
8-bit 2's complement Multiplier 54 53
(Total 1:1 of Slices) 90 84
Table 8-2. Resource usage comparison for FTHN filter components.
Component # of Slices using Xilinx's Foun- # of Slices using Synplicity's
dation Series Synplify Pro
Splitter 103 106
High-Pass Filter 22 34
Combiner 115 108
(Total # of Slices) 240 238
Table 8-3. Resource usage comparison for entire structure.
Component # of Slices using Xilinx's Foun- f:I of Slices using Synplicity's
dation Series Synplify Pro
Fully Tunable Heterodyne Notch 1073 817




The Fully Tunable Heterodyne Notch (FTHN) filter structure was implemented using the
Xilinx Virtex 800 family FPGA chip. This section provides the setup and the analyses of
the final results obtained as compared to the simulation results shown earlier in Chapter 6,
using MatLab.
9.1.1 Experimental Setup
The FTHN filter structure was downloaded and configured through a PC parallel port onto
a Xilinx XSV-800 V 1.1 board. This board contains the Virtex 800 FPGA chip embedded
in a framework for processing video and audio signals [13]. The board also has the capab-
olity of processing stereo audio signals with up to 20 bits of resolution and a bandwidth of
20 KHz using its AK4520A stereo codec, which is external to the FPGA. This option
allows us to input an analog signal from a function generator which will then be converted
into a bit stream by the codec for use by the FPGA [14]. This conversion process is con-
trolled via the interface shown in Figure 9-1. The interface aids in transforming the incom-
ing analog signal into a serial bit stream for use by a particular design contained within the
FPGA chip. The serial bit streams produced when an analog signal is digitized will be syn-
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Figure 9-1. Interface between codec and FPGA on the XSV-800 Vl.l board.
However, in order for the interface between the FPGA and the codec to work accordingly,
a handshaking module will need to be instantiated within the high-level vhdl code for the
design. This handshaking module creates the necessary control signals shown in Figure 9-
1 above, in order for the codec to perform the proper Analog-to-Oigital (NO) or Digital-
to-Analog (0/A) conversions.
The output of the design was recorded using the HP Logic Wave Logic Analyzer. In order
to observe and compare the power spectrum plots obtained from the experiments with those
obtained using MatLab, these 8-bit output values were first converted to its equivalent frac-
tional numbers before performing a 512-point Fast Fourier Transform (FFT) on them. The
post-FFT values were then normalized on the magnitude dB scale and plotted against fre-
quency to obtain the Power Spectrum vs. Frequency plots. Figure 9-2 shows the power






















Figure 9-2. 512 point, normalized Power spectrum plot of the input signal.
As shown in Figure 9-2, the input signal contains frequency components at 3kHz and 5kHz,
represented by the two signal tones. The true average noise power for the signal is clearly
around -35dB which is sufficient for an analog signal that has been digitized for use. This
means that the Signal-to-Noise (SNR) ratio of the digitized input signal is clearly at an
acceptable level.
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Figure 9-3. 512 point, normalized Power spectrum plot of the heterodyning signal.
For the purposes of this thesis, the tunable heterodyning frequency, fb, was set at 3kHz.
Figure 9-3 shows the 512-point power spectrum plot of the sine/cosine signal tone at the
heterodying frequency. We can see from the diagram that the true average noise power of
the signal is well below -45dB. This proves that the sine/cosine generator implementation






















Figure 9-4. 512 point, nonnalized Power spectrum plot of signal sinoutl.
Figure 9-4 shows the 512-point power spectrum plot of signal sinoutl. Signal sinoutl is
essentially the spectrum resulting from the product of the input signal and the sine signal at
the heterodyning frequency (3kHz). The resulting frequency components are at 2kHz,















Figure 9-5. 512 point, normalized Power spectrum plot of signal cosout I.
Figure 9-5 shows the 512-point power spectrum plot of signal cosoutl. Signal cosoutl is
essentially the spectrum resulting from the product of the input signal and the cosine signal
at the heterodyning frequency of 3kHz. The resulting frequency components are also at
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Figure 9-6. 512 point, normalized Power spectrum plot of signal sinout2.
Figure 9-6 shows the 512-point power spectrum plot resulting from passing signal sinoutl
through the prototype high-pass filter. The frequency components at 2kHz, 6kHz and 8kHz
remain due to the characteristics of the high-pass filter. Here, the true average noise power






















Figure 9-7. 512 point, nonnalized Power spectrum plot of signal cosout2.
Figure 9-7 shows the 512-point power spectrum plot resulting from passing signal cosoutl
through the prototype high-pass filter. The frequency components at 2kHz, 6kHz and 8kHz
















-30 '-- ----J ..........l ..........l ---'- .....J
o
Figure 9-8. 512 poinl, normaized Power spectrum plot of signal cossinl.
Figure 9-8 shows the 512-point power spectrum plot of signal cosout2 after being hetero-
dyned with the sine signal at the heterodyne frequency. Initially, signal cosout2 contained
frequency components at 2kHz, 6kHz and 8kHz. After the heterodyne operation, the result-
ing signal cossinl, shown above, contains frequency components at 1kHz, 3kHz, 5kHz,
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Figure 9-9. 512 point, nonnaized Power spectrum plot of signal coscos1.
Figure 9-9 shows the 512-point power spectrum plot of signal cosout2 after being hetero-
dyned with the cosine signal at the heterodyne frequency. Initially, signal cosout2 con-
tained frequency components at 2kHz, 6kHz and 8kHz. After the heterodyne operation, the
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Figure 9-10.512 point, norrnaized Power spectrum plot of signal sincosl.
Figure 9-10 shows the 512-point power spectrum plot of signal sinout2 after being hetero-
dyned with the cosine signal at the heterodyne frequency. Initially, signal sinout2 contained
frequency components at 2kHz, 6kHz and 8kHz. After the heterodyne operation, the result-
ing signal sincosl, shown above, contains frequency components at 1kHz, 3kHz, 5kHz,
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Figure 9-11. 512 point, normaized Power spectrum plot of signal sinsinl.
Figure 9-11 shows the 512-point power spectrum plot of signal sinout2 after being hetero-
dyned with the cosine signal at the heterodyne frequency. Initially, signal sinout2 contained
frequency components at 2kHz, 6kHz and 8kHz. After the heterodyne operation, the result-
ing signal sinsinJ, shown above, contains frequency components at 1kHz, 3kHz, 5kHz,



















Figure 9-12.512 point, normaized Power spectrum plot of signal sum!.
Figure 9-12 above shows the 512-point nonnalized power spectrum plot of signal suml.
Signal suml was obtained from the subtraction of signal cossinl from signal sincosl. This
subtraction process yielded the two original input frequency components of3kHz and 5kHz

















Figure 9-13. 512 point, normaized Power spectrum plot of signal sum2.
Figure 9-13 above shows the 512-point nonnalized power spectrum plot of signal sum2.
Signal sum2 was obtained from the addition of signal coscosJ and signal sinsinJ. This addi-
tion process yields the two original input frequency components of3kHz and 5kHz respec-



















Figure 9-14. 512 point, nonnaized Power spectrum plot of signal sumreal.
Figure 9-14 above shows the resulting power spectrum plot of signal sum] and sum2 after
being passed through a combiner stage. Essentially, signal sum] was heterodyned with a
sine at the heterodyning frequency and signal sum2 was heterodyned with a cosine signal
at the heterodyning frequency. The result of these two heterodyning process is then





















Figure 9-15. 512 point, normaized Power spectrum plot of signal sumimaj.
Figure 9-14 above shows the resulting power spectrum plot of signal sum3 and sum4 after
being passed through a combiner stage. Essentially, signal sum3 was heterodyned with a
cosine at the heterodyning frequency and signal sum4 was heterodyned with a sine at the
heterodyning frequency. The result of these two heterodyning process is then subtracted to

















Figure 9-16. 512 poinl, nonnaized Power spectrum plot of signal inl.
Shown in Figure 9-16 above is the power spectrum plot of signal inl. Signal inl was












Figure 9-17.512 point, nonnaized Power spectrum plot ofsigna1 in2.
Shown in Figure 9-17 above is the power spectrum plot of signal in2. Signal in2 was



















Figure 9-18. 512 point, normaized Power spectrum plot of signal output.
Figure 9-18 shows the final power spectrum plot of the output signal obtained after passing
two input signals having frequency components 3kHz and 5kHz through the Fully Tunable
Heterodyne Notch Filter system. Clearly observable is the the fact that the designated inter-
ference frequency component of 3kHz has been completely removed from the spectrum.
Also noticable from the PSD plot of Figure 9-18 is that the true average noise power level
at the resulting output of the system is about -40dB. This proves that a digital version of a




The Fully Tunable Heterodyne Notch (FTHN) filter system discussed in this thesis has
been proven to be effective in the complete removai of narrowband interference signals
stemming from a single source. Results for the 8-bit implementation discussed in this thesis
prove to be sufficient to provide the necessary elimination of the narrowband interference
signal in the channel.
10.1 Adaptive Heterodyne Notch Filter
An adaptive version ofthe filter system discussed in this thesis can be implemented to pro-
vide automatic tracking and removal ofany narrowband interference signals in the channel.
The Least Mean Squared (LMS) algorithm is a fine candidate to be employed in implemen-
tation of a completely adaptive version of the proposed filter system. Since the implemen-
tation requires the removal of narrowband interference signals from broadband signals, the
algorithm can be used to calculate the error between the two signals and hence, the gradient
which will then be used to update the tuning parameter ( roo )ofthe tunable filter. In short,
the LMS algorithm can be used to drive the heterodyne signal frequency needed to translate
the interference signal to the stopband of the notch filter, but the filter itself maintains its
position in frequency.
The conversion of a tunable filter to an adaptive one can be done by slaving the tunable
filter to a simple second-order adaptive notch filter [17][ 18][ I9]. Figure 10-1 shows the
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basic block diagram of the second-order notch filter used [20]. The incoming signal con-
taining a mixture ofthe wanted and unwanted signal would be fed into the inputs of the tun-
able filter and the adaptive notch filter. The purpose of this second-order notch filter is to
produce the required parameter (a) which moves the notch to the required location of the
interfering frequency and at the same time is subsequently mapped to the heterodyning fre-
quency, fh needed to tune the tunable filter. Figure 10-2 shows the complete Adaptive Het-
erodyne Notch (AHN) filter system [17]. Thus, it is evident that we need an adaptive filter
to transform our tunable filter into an adaptive one. Perhaps the possibility transfonning a
tunable filter into an adaptive one without the use of another adaptive filter could be the
topic for another thesis.
2nd - order Notch Filter LMS Adaptive Circuit
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Figure 10-2. Complete Adaptive Heterodyne Notch Filter.
10.2 CORDIC algorithm
The much needed sine and cosine functions used in the system were implemented via look-
up tables. However, a new method of calculating the sine and cosine functions for a partic-
ular frequency can be used to replace the look-up table method used in this thesis. The
COordinate Rotation DIgital Computer (CORDIC) algorithm calculates the angle of sine
and cosine using phasors to yield sin(e) and cos( e) [10][16]. This implementation requires
the use of barrel-shifters to calculate the angles required to produce a sine or cosine at the
required heterodyning frequency, fh. For an FPGA-based implementation however, this
implementation may prove to consume considerable hardware but may provide a more effi-
cient implementation for VLSI-based architectures.
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t0.3 Multiple-source Interferences
The filter system discussed in this thesis involves the attenuation of intereferences stem-
ming from a single source. It is highly likely that several interference sources could corrupt
the transmission channel at any given point in time and will need to be attenuated before
the desired signal is to be extracted.
One course of implementation would be to try and cascade the system discussed in this
thesis in order to attenuate each interference up to a certain number. However, simple cas-
cading of the structure discussed in this thesis will not work. A suitable method of attenu-
ating more than one NBI signal is by using adaptive filtering techniques attributable to
Kwan and Martin [22]. This method can be further refined to reduce hardware complexity
by modifying the gradient-search algorithm employed in the structure[23].
With the capability to remove from 3 upto 10 interference sources from a channel, the har-
dare implementation of this modified Kwan-Martin structure is a suitable thesis subject.
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Appendix A
Fully Tunable Heterodyne Notch Filter Derivation
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